

  [PRINT WINDOW](#) [CLOSE WINDOW](#)

Search Result 27 of 34

[◀ back](#) [next ▶](#)PAJ 12-01-94 06331710 JP **MOUNTING BOARD ANALYZER****INVENTOR(S)**- TOSHIO, ISHIYAMA**PATENT APPLICATION NUMBER**- 05116746**DATE FILED**- 1993-05-19**PUBLICATION NUMBER**- 06331710 JP**DOCUMENT TYPE**- A**PUBLICATION DATE**- 1994-12-02**INTERNATIONAL PATENT CLASS**- G01R031302; G01R01507; G01R01900**APPLICANT(S)**- NEC CORP**PUBLICATION COUNTRY**- Japan NDN- 190-0180-8619-7

**PURPOSE:** To specify a failed point in the circuit test and failure analysis of a mounting board by detecting the potential at each position optically and conducting failure analysis for each component or wiring pattern under operating state. **CONSTITUTION:** Voltage detection sensors 11 arranged entirely or partially on a mounting board 19 are irradiated with laser light transmitted from a scan type laser transmitting/receiving section 1 and the reflected light is converted into a voltage at a polarization detecting section 2. A signal processing section 3 decides the logic at the wiring part and the space based on the information representative of laser irradiating position and a voltage signal received from the polarization detecting section 2 and then conducts comparison with CAD information. **COPYRIGHT:** (C)1994,JPO

NO-DESCRIPTORS

---

[◀ back](#) [next ▶](#)